{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T16:38:25Z","timestamp":1742402305067},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[1990,6,1]],"date-time":"1990-06-01T00:00:00Z","timestamp":644198400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Computer"],"published-print":{"date-parts":[[1990,6]]},"DOI":"10.1109\/2.55498","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T20:00:39Z","timestamp":1030219239000},"page":"26-36","source":"Crossref","is-referenced-by-count":46,"title":["Translation-lookaside buffer consistency"],"prefix":"10.1109","volume":"23","author":[{"given":"P.J.","family":"Teller","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/70082.68193"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/74850.74864"},{"key":"ref12","first-page":"297","article-title":"Translation-Lookaside Buffer Synchronization in a Multiprocessor System","author":"thompson","year":"1988","journal-title":"Proc Winter 1988 USENIX Tech Conf"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HICSS.1988.11765"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1988.5240"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1988.5238"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/17356.17399"},{"key":"ref5","first-page":"229","article-title":"Automatic Management of Programmable Caches","author":"cytron","year":"1988","journal-title":"Proc 1988 Int'l Conf Parallel Processing"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"358","DOI":"10.1145\/17356.17398","article-title":"An In-Cache Address Translation Mechanism","author":"wood","year":"1986","journal-title":"Proc 20th Ann Int l Symp Computer Architecture"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/36177.36186"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/356887.356892"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/214451.214455"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"414","DOI":"10.1145\/17356.17404","article-title":"A Class of Compatible Cache Consistency Protocols and their Support by the IEEE Futurebus","author":"sweazey","year":"1986","journal-title":"Proc 20th Ann Int l Symp Computer Architecture"}],"container-title":["Computer"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/2\/2005\/00055498.pdf?arnumber=55498","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:04:02Z","timestamp":1638216242000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/55498\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990,6]]},"references-count":13,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/2.55498","relation":{},"ISSN":["0018-9162"],"issn-type":[{"value":"0018-9162","type":"print"}],"subject":[],"published":{"date-parts":[[1990,6]]}}}